Regviz

Silicon Labs /BGM220SC22WGA /MODEM_NS /SRCCHF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SRCCHF

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/MODEM_S/SRCCHF#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SRCRATIO10 (SRCENABLE1)SRCENABLE1 0SRCRATIO20 (SRCENABLE2)SRCENABLE2 0 (X0)BWSEL 0 (INTOSR)INTOSR

BWSEL=X0

Description

No Description

Fields

SRCRATIO1

I-channel SRC ratio
SRCENABLE1

SRC1 enable
SRCRATIO2

Q-channel SRC ratio
SRCENABLE2

SRC2 enable
BWSEL

Channel filter bandwidth

0 (X0): wide bandwidth selected ; BW = 0.263*Fxtal/dec0-factor/dec1-factor

1 (X1): wide bandwidth selected ; BW = 0.263*Fxtal/dec0-factor/dec1-factor

2 (X2): narrow bandwidth selected ; BW = 0.196*Fxtal/dec0-factor/dec1-factor

3 (X3): narrow bandwidth selected ; BW = 0.196*Fxtal/dec0-factor/dec1-factor
INTOSR

Forcing Integer OSR

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data